




ABSIS BUS #1



ABSIS BUS #2




ABSIS BUS #3




RS485 DRAIN SCREW TERMINAL




ARDUINO MEGA REV 3




RESET JUMPER PAD




POWER IN



MOUNTING HOLES




SILKSCREENS/LOGOS



TEST POINTS



POWER FLAGS



NOTES: (UNLESS OTHERWISE SPECIFIED)

- 1) ABSIS RS485 BUS SPECIFICATION
 - 1.1) BUS IS HALF DUPLEX: EITHER TRANSMITTING OR RECEIVING AT ANY GIVEN TIME.
 - 1.2) PIN FUNCTION: R: DATA OUTPUT / D: DATA INPUT / DE HAS INTERNAL PULL-DOWN (DRIVER DISABLED BY DEFAULT) / RE HAS INTERNAL PULL-UP (RECEIVER DISABLED BY DEFAULT)
 - 1.3) CIRCUIT CONTAINS OPEN, SHORT, AND IDLE BUS FAILSAFE WHICH PREVENTS THE SYSTEM FROM INTERPRETING ELECTRICAL NOISE AS VALID DATA.
 - 1.4) THVD1410DR TRANSCEIVER OPERATES WITH TTL LEVEL INPUTS. (LOGIC HIGH: 2V - VCC / LOGIC LOW: 0V - .8VCC)
 - 1.5) CAUTION: AS CABLE LENGTH INCREASES, DATA RATE DECREASES PROPORTIONALLY.



OPEN HORNET
www.openhornet.com

Sheet: ABSIS_Bus_Master

File: ABSIS_Bus_Master.kicad_sch

Title: ABSIS RS485 Bus Master

Size: A

Date: 2026-05-27

Rev: 6.0.0

License: CC BY-NC-SA

Id: 1/1